Circuits and simulation of multi-qubit quantum wavelet transforms

Computer Engineering and Applications ›› 2008, Vol. 44 ›› Issue (13): 67-70.

• 研发、设计、测试 • Previous Articles Next Articles

Circuits and simulation of multi-qubit quantum wavelet transforms

SUN Li¹,ZHU Xuan-yi²

1.School of Distance Education，Jiangnan University，Wuxi，Jiangsu 214036，China
2.School of Information Engineering，Jiangnan University，Wuxi，Jiangsu 214122，China

Received:2007-08-29 Revised:2007-11-23 Online:2008-05-01 Published:2008-05-01
Contact: SUN Li

多量子位量子小波变换逻辑线路及仿真实现

孙力¹,朱轩溢²

1.江南大学网络教育学院，江苏无锡 214036
2.江南大学信息工程学院，江苏无锡 214122

通讯作者: 孙力

Abstract

Abstract: Because of the prominent advantages of quantum computation compared to classic computation，implementation of quantum wavelet transforms has profound significance to its completion and application，which based on the circuits of those transforms.In this paper，the circuits of 3-qubit Haar and D^（4） wavelet transforms are designed by way of multiple-quantum operator algebra theory.Furthermore，the circuits are evolved into pulse sequences，which can be implemented in a real NMR system.Finally，based on the simulation on a Quantum Computer Emulator，the circuits are verified to be reasonable.

Key words: quantum wavelet transform, circuits, multiple-quantum operator algebra theory, NMR, Quantum Computer Emulator

摘要： 由于量子计算相比于经典计算的突出优越性，量子小波变换的实现对于小波变换的理论完善和实际应用具有重要的意义，而逻辑线路是该变换实现的基础。应用多量子算符代数理论设计了3量子位Haar和D^（4）小波变换的逻辑线路，进而将逻辑线路转化成核磁共振系统可以实现的脉冲序列，并在量子计算仿真器（QCE）上进行了模拟实现，验证了逻辑线路的合理性。

关键词: 量子小波变换, 逻辑线路, 多量子算符代数理论, 核磁共振, 量子计算仿真器

SUN Li¹,ZHU Xuan-yi². Circuits and simulation of multi-qubit quantum wavelet transforms[J]. Computer Engineering and Applications, 2008, 44(13): 67-70.

孙力¹,朱轩溢². 多量子位量子小波变换逻辑线路及仿真实现[J]. 计算机工程与应用, 2008, 44(13): 67-70.

[1]	PENG Yonggang. Design and Verification of Quantum Controlled-Not Gate NMR Pulse Sequence [J]. Computer Engineering and Applications, 2021, 57(18): 97-102.
[2]	YAN Xuelong, CHEN Zhuo. Analog Circuit Fault Prognostic Utilizing Particle Swarm Optimized Multi-Kernel Relevance Vector Machine [J]. Computer Engineering and Applications, 2019, 55(12): 140-144.
[3]	JIANG Shuyan, TAN Yanghong, YANG Dan, HONG Ya. Fault diagnosis of power electronic circuits based on high order cumulant and Fisher discriminant analysis [J]. Computer Engineering and Applications, 2016, 52(23): 220-223.
[4]	XIE Tao1，2, HE Yigang3, LI Heng4. New method of analog circuits fault diagnosis [J]. Computer Engineering and Applications, 2015, 51(21): 52-57.
[5]	LU Wei, YU Ningmei, NAN Jianghan, WANG Dongfang. Configurable and parallel of VLSI hardware structure for entropy encoding of HEVC [J]. Computer Engineering and Applications, 2014, 50(3): 121-124.
[6]	WANG Wei1，2, ZHANG Huan1，2, FANG Fang1, CHEN Tian1，2, LIU Jun1，2, WANG Xiumin1. Redundant TSV scheme using signal shifting based on chain design [J]. Computer Engineering and Applications, 2014, 50(17): 34-39.
[7]	ZHANG Hao1, WANG Nan2, YE Mingquan1, XIE Fei3. Fault diagnosis of analog circuits based on jointly selection of features and classifier parameters model [J]. Computer Engineering and Applications, 2014, 50(1): 251-254.
[8]	WANG Cheng, YE Yun, LIANG Hailang, HE Jin. Fault diagnosis of analog circuits based on multifrequency test and neural networks [J]. Computer Engineering and Applications, 2013, 49(5): 1-3.
[9]	HU Longyue, SHI Zheng, LIU Dejin, SHAO Kangpeng. Highly efficient design method of test chip for VLSI [J]. Computer Engineering and Applications, 2013, 49(11): 54-57.
[10]	YU Chang-geng，LEI Jia. Fault diagnosis using IDDT for digital circuit based on wavelet analysis and neural networks [J]. Computer Engineering and Applications, 2010, 46(1): 211-214.
[11]	CUI Ya-lei，DAI Zi-bin. Research of NCL circuits parallel processing architecture [J]. Computer Engineering and Applications, 2010, 46(1): 54-56.
[12]	MA Zi-tang¹，DUAN Bin¹，LIU Yun-fei². Fast parallelable multiplier architecture over GF（2^m） [J]. Computer Engineering and Applications, 2009, 45(35): 59-61.
[13]	CHEN Xi，LU Jie-cheng，XU Lei. Low I/O bandwidth and high throughput architecture design of motion estimation [J]. Computer Engineering and Applications, 2009, 45(29): 75-77.
[14]	XING Jun. New method of testability analysis [J]. Computer Engineering and Applications, 2009, 45(28): 86-88.
[15]	LIN Mei-qin，CHEN Yan-feng. Fault diagnosis in analog circuits I_DDT based on multiwavelet transform [J]. Computer Engineering and Applications, 2009, 45(23): 239-241.

Circuits and simulation of multi-qubit quantum wavelet transforms

多量子位量子小波变换逻辑线路及仿真实现

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics