Driving circuit for multi-quantum-well spatial light modulator

doi:10.3778/j.issn.1002-8331.2009.21.015

Computer Engineering and Applications ›› 2009, Vol. 45 ›› Issue (21): 58-60.DOI: 10.3778/j.issn.1002-8331.2009.21.015

• 研发、设计、测试 • Previous Articles Next Articles

Driving circuit for multi-quantum-well spatial light modulator

WU Lan¹，YU Ning-mei¹，ZHANG Yao-hui²

1.Department of Automation and Information Engineering，Xi’an University of Technology，Xi’an 710048，China
2.Department of System Integration，Suzhou Institute of Nano-tech and Nano-bionics，Suzhou，Jiangsu 215125，China

Received:2009-05-05 Revised:2009-06-01 Online:2009-07-21 Published:2009-07-21
Contact: WU Lan

多量子阱空间光调制器的驱动电路研制

吴兰¹，余宁梅¹，张耀辉²

1.西安理工大学自动化学院，西安 710048
2.中国科学院苏州纳米技术与纳米仿生研究所系统集成部，江苏苏州 215125

通讯作者: 吴兰

Abstract

Abstract: A universal programmable Multi-quantum-well（MQW） spatial light modulator（SLM） driving circuit is developed in this paper.With a twice scanning，the programmable signals are generated to drive non-linear MQW SLM by using a software preprocessing unit.By adjusting the switching network of the driving circuit，the switching noise is reduced and the output precision is improved.The chip test results show that the driving voltage can swing from 0 to VDD，and its resolution can be close to 256 with only 65 ?滋m×65 ?滋m pixel estate.

Key words: programmable, spatial light modulator（SLM）, driving circuit, swing, resolution

摘要： 研制了一种通用可编程的多量子阱空间光调制器驱动电路。该电路利用软件预处理单元产生非线性光电转换控制信号，采用先粗扫再细扫的二次扫描方式，在保证扫描速度及分辨率的同时，有效降低像素单元电路的面积。通过调整驱动电路开关网络结构，减小了开关噪声，提高了输出精度。采用0.35 ?滋m CMOS模拟工艺，完成了64×64阵列的多量子阱空间光调制器驱动电路的版图设计及流片。测试结果显示，芯片可以很好地工作，驱动电压摆幅为0~VDD，驱动电压分辨率可调，最高至256级，单个像素版图面积仅为65 ?滋m×65 ?滋m，可以与多量子阱空间光调制器倒装在一起，满足多量子阱空间光调制器对驱动电路的要求。

关键词: 可编程, 空间光调制器, 驱动电路, 摆幅, 分辨率

WU Lan¹，YU Ning-mei¹，ZHANG Yao-hui². Driving circuit for multi-quantum-well spatial light modulator[J]. Computer Engineering and Applications, 2009, 45(21): 58-60.

吴兰¹，余宁梅¹，张耀辉². 多量子阱空间光调制器的驱动电路研制[J]. 计算机工程与应用, 2009, 45(21): 58-60.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	WANG Meile, ZHANG Zhizhong, XI Bing. Feasibility Analysis of Downlink Baseband Board for LTE-A Air Interface Analyzer [J]. Computer Engineering and Applications, 2020, 56(4): 268-273.
[4]	WU Bo, WU Jing, LUO Wei, ZHU Jie. Service-Related Routing Method Based on Programmable Data Plane [J]. Computer Engineering and Applications, 2020, 56(3): 106-112.
[5]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[6]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[7]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[8]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[9]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[10]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[11]	LI Chiyang, LEI Qianqian, YANG Yanfei. FPGA Implementation of Full-Universal AES Encryption Algorithm [J]. Computer Engineering and Applications, 2020, 56(10): 83-87.
[12]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[13]	PENG Fulai, YU Zhilou, CHEN Naikuo, GENG Shihua, LI Kaiyi. Reconfigurable computing system design and performance exploration towards to domestic CPU [J]. Computer Engineering and Applications, 2018, 54(23): 36-41.
[14]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[15]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.

Driving circuit for multi-quantum-well spatial light modulator

多量子阱空间光调制器的驱动电路研制

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics