[1] |
WANG Meile, ZHANG Zhizhong, XI Bing.
Feasibility Analysis of Downlink Baseband Board for LTE-A Air Interface Analyzer
[J]. Computer Engineering and Applications, 2020, 56(4): 268-273.
|
[2] |
LI Chiyang, LEI Qianqian, YANG Yanfei.
FPGA Implementation of Full-Universal AES Encryption Algorithm
[J]. Computer Engineering and Applications, 2020, 56(10): 83-87.
|
[3] |
PENG Jianshan1,2, DING Dazhao1,2, WANG Qingxian1,2.
ASLR Bypassing Method Combining Crash-Resistance and Memory Range Statistics
[J]. Computer Engineering and Applications, 2019, 55(2): 72-78.
|
[4] |
PENG Fulai, YU Zhilou, CHEN Naikuo, GENG Shihua, LI Kaiyi.
Reconfigurable computing system design and performance exploration towards to domestic CPU
[J]. Computer Engineering and Applications, 2018, 54(23): 36-41.
|
[5] |
WANG Kai,SHI Longzhao.
Design and implementation of fast connected component labeling algorithm based on FPGA
[J]. Computer Engineering and Applications, 2016, 52(18): 192-198.
|
[6] |
YANG Lei, BI Hongjun.
Database security audit system based on bypass monitoring
[J]. Computer Engineering and Applications, 2015, 51(8): 138-142.
|
[7] |
XIE Zhoubiao1, ZHOU Yi2, LONG Bin3.
Research on ellipse hardware accelerating algorithm and its FPGA implementation
[J]. Computer Engineering and Applications, 2015, 51(3): 45-49.
|
[8] |
ZHANG Li1, ZHOU Fan1, HU Yinfeng2.
Real-time image data transposition method for high-speed digital inkjet printer
[J]. Computer Engineering and Applications, 2014, 50(6): 35-39.
|
[9] |
MA Shengqian, YANG Yang, LIU Juanfang.
Adaptive low pass filter circuit implemented by ADPLL
[J]. Computer Engineering and Applications, 2014, 50(3): 181-184.
|
[10] |
YANG Jianfeng, ZHANG Feng, ZHANG Cui.
Strategy of speed-controlled signal of multi-channel PWM based on ROM of FPGA
[J]. Computer Engineering and Applications, 2014, 50(20): 244-248.
|
[11] |
WANG Zhibin, YANG Wenmin, ZHANG Yuanpu, CHAI Zhilei.
Dense optical flow software-hardware co-processing based on ZYNQ
[J]. Computer Engineering and Applications, 2014, 50(18): 44-49.
|
[12] |
LI Zhican1, WANG Yi1,2,3, LI Renfa1,2,3.
Research of reconfigurable Gr?stl algorithm on FPGA platform
[J]. Computer Engineering and Applications, 2012, 48(6): 49-52.
|
[13] |
ZHU Xueliang, CHAI Zhilei, LIANG Jiuzhen, ZHONG Chuanjie.
Study and implementation of FPGA-based KLT algorithm for fabric inspection system
[J]. Computer Engineering and Applications, 2012, 48(24): 144-148.
|
[14] |
XIANG Liangjun1, WANG Zibin1, JIN Guoping2, ZHENG Linhua1.
Design and FPGA implementation for high-speed RS coding and decoding
[J]. Computer Engineering and Applications, 2012, 48(1): 64-67.
|
[15] |
CHEN Xiaoming, LI Binhua.
VHDL design of EMCCD timing generator
[J]. Computer Engineering and Applications, 2012, 48(1): 72-75.
|