Method to test redundant stuck-at faults considering logic gates’ delay
CAI Shuo1,2, WEN Xiang1, TONG Wei1, OUYANG Chi1
1.School of Computer and Communication Engineering, Changsha University of Science and Technology, Changsha 410004, China
2.School of Information Science and Engineering, Hunan University, Changsha 410082, China