×
模态框（Modal）标题
在这里添加一些文本
Close
Close
Submit
Cancel
Confirm
×
模态框（Modal）标题
在这里添加一些文本
Close
×
Toggle navigation
Home
About Journal
Journal Introduction
Indexed In
Editorial Board
Journal Online
Current Issue
Archive
Forthcoming Articles
Most Read Articles
Most Download Articles
Most Cited Articles
Authors
Instruction
Peer Review
Download
CLC Number
Academic Integrity
Publishing Ethics
Academic Misconduct
Open Access
Subscription
Contacts Us
中文
Method to test redundant stuck-at faults considering logic gates’ delay
CAI Shuo1，2, WEN Xiang1, TONG Wei1, OUYANG Chi1
Computer Engineering and Applications . 2012, (
17
): 68 -71 .
