Research of implementing DDS without phase truncation spur based on phase code compensation

doi:10.3778/j.issn.1002-8331.1506-0264

Computer Engineering and Applications ›› 2017, Vol. 53 ›› Issue (4): 244-250.DOI: 10.3778/j.issn.1002-8331.1506-0264

Previous Articles Next Articles

Research of implementing DDS without phase truncation spur based on phase code compensation

WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1

1.Information and Communication Engineering College of Harbin Engineering University, Harbin 150001, China
2.Qingdao Department of Naval Aeronautical Engineering Institute, Qingdao, Shandong 266041, China

Online:2017-02-15 Published:2017-05-11

相位码补偿法实现DDS无相位截断杂散的研究

王炜珽1，2，李进杰2，张文旭1

1.哈尔滨工程大学信息与通信工程学院，哈尔滨 150001
2.海军航空工程学院青岛校区，山东青岛 266041

Abstract

Abstract: This paper introduces the principle of Direct Digital Synthesizer（DDS） system with phase truncation, and expatiates on the source of phase truncation spur by analyzing the mapping from phase to sine-amplitude. On this basis, the paper analyses the optimization calculation length of truncated phase code founded on high frequency resolution and lossless compression of sine-wave, and a method of compensating error of phase code before phase truncated is proposed to implement DDS system without phase truncation spur. The validity of method is verified through simulation by MATLAB and implementation on a FPGA chip.

Key words: Direct Digital Synthesizer（DDS）, phase truncation spur, phase code compensation, MATLAB, Field Programmable Gate Array（FPGA）

摘要： 介绍了存在相位截断的直接频率合成（DDS）系统的原理，通过分析正弦波形相位幅度映射关系的方式阐述了相位截断杂散的来源。推导了在高频率分辨率和正弦波形无损压缩的条件下截断后相位码长最佳值，并提出了在相位截断之前对相位码进行补偿以消除误差的方法实现无相位截断杂散DDS系统，最后利用MATLAB仿真和FPGA硬件电路验证了该方法的有效性。

关键词: 直接频率合成, 相位截断杂散, 相位码补偿, MATLAB仿真, 现场可编程门阵列（FPGA）

WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation[J]. Computer Engineering and Applications, 2017, 53(4): 244-250.

王炜珽1，2，李进杰2，张文旭1. 相位码补偿法实现DDS无相位截断杂散的研究[J]. 计算机工程与应用, 2017, 53(4): 244-250.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[4]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[5]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[6]	WANG Haoxiang, LI Na, LI Qiangyi. Research on Improved Virtual Force Maximum Coverage Location Algorithm [J]. Computer Engineering and Applications, 2020, 56(20): 220-225.
[7]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[8]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[9]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[10]	DAI Yaonan, CHEN Xubing. Design and Implementation of Moxibustion Robot with Constant Temperature on Human Back Spine [J]. Computer Engineering and Applications, 2019, 55(9): 216-222.
[11]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[12]	HE Wentao, HE Defeng, CUI Jinglong, PENG Binbin. Design of Verification Platform for Adaptive Cruise Control Algorithm of Connected Vehicles [J]. Computer Engineering and Applications, 2019, 55(14): 235-241.
[13]	YANG Xiaojing, WANG Siqi. Precise detection of micro nano component based on micro machine vision [J]. Computer Engineering and Applications, 2017, 53(5): 227-230.
[14]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[15]	ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA [J]. Computer Engineering and Applications, 2017, 53(21): 58-61.

Research of implementing DDS without phase truncation spur based on phase code compensation

相位码补偿法实现DDS无相位截断杂散的研究

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics