Improvement and implementation of carry-save large numbers multiplication on FPGA

doi:10.3778/j.issn.1002-8331.1606-0358

Computer Engineering and Applications ›› 2017, Vol. 53 ›› Issue (21): 58-61.DOI: 10.3778/j.issn.1002-8331.1606-0358

Previous Articles Next Articles

Improvement and implementation of carry-save large numbers multiplication on FPGA

ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2

1.School of Telecommunication Engineering, Xidian University, Xi’an 710071, China
2.Department of Electronics, Beijing Electronics Science & Technology Institute, Beijing 100070, China

Online:2017-11-01 Published:2017-11-15

基于FPGA的进位存储大数乘法器的改进与实现

张晓楠1，高献伟1，2，董秀则2

1.西安电子科技大学通信工程学院，西安 710071
2.北京电子科技学院电子系，北京 100070

Abstract

Abstract: This paper proposes an improved algorithm of carry-save large numbers multiplication on FPGA, which can complete multiple iterations of operation in a clock with a serial-parallel hybrid structure. To some extent, reducing clocks to complete a operation, the structure improves the speed of the large numbers multiplication effectively. Finally, the results of the implementation of this multiplier for several operands sizes（192 bit, 256 bit, 384 bit） on Altera Stratix II EP2S90F1508C3 show that the time of 192 bit is 0.185 microsecond , 256 bit is 0.271 microsecond, and 384 bit is 0.595 microsecond. As a result, the paper’s design is about 3.5 times than the previous design in speed.

Key words: large numbers multiplication, serial-parallel hybrid structure, multiple iterations, Field Programmable Gate Array（FPGA）

摘要： 提出了一种基于FPGA的进位存储的大数乘法器的改进算法，该算法采用串并混合结构可以在一个时钟内完成多次迭代计算，减少了完成一次运算的时钟数，因此有效地提高了大数乘法器的速度。最后硬件结构设计在Altera Stratix II EP2S90F1508C3上实现，给出了192位、256位以及384位的乘法器性能分析，其中，192位可达到0.18?μs，256位达到0.27?μs，384位达到0.59?μs，速度上都提高了3.5倍左右。

关键词: 大数乘法, 串并混合结构, 多次迭代, 现场可编程门阵列

ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA[J]. Computer Engineering and Applications, 2017, 53(21): 58-61.

张晓楠1，高献伟1，2，董秀则2. 基于FPGA的进位存储大数乘法器的改进与实现[J]. 计算机工程与应用, 2017, 53(21): 58-61.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[4]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[5]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[6]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[7]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[8]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[9]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[10]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[11]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[12]	LI Yan, CUI Haoxin, DU Yongbin. Hardware implementation of two-level scheduling algorithm of μC/OS-II [J]. Computer Engineering and Applications, 2016, 52(12): 1-4.
[13]	FANG Rui, LIU Jiahe, XUE Zhihui, YANG Guangwen. FPGA-based design for convolution neural network [J]. Computer Engineering and Applications, 2015, 51(8): 32-36.
[14]	YANG Dawei, ZHAN Zhenqiang, LI Encheng. Scheme of vehicle infrared night vision projection system [J]. Computer Engineering and Applications, 2015, 51(8): 153-155.
[15]	MA Jichao, ZHANG Shengbing, ZHANG Meng, HAO Zhijuan. C-RAN front-end processing design and implement [J]. Computer Engineering and Applications, 2015, 51(6): 42-47.

Improvement and implementation of carry-save large numbers multiplication on FPGA

基于FPGA的进位存储大数乘法器的改进与实现

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics