Implementation of digital image DCT based on FPGA

Computer Engineering and Applications ›› 2012, Vol. 48 ›› Issue (6): 65-68.

• 研发、设计、测试 • Previous Articles Next Articles

Implementation of digital image DCT based on FPGA

LIU Fangming1, PAN Xiaozhong1，2, YANG Xiaoyuan1，2，3, SU Guangwei1

1.Key Laboratory of Network and Information Security, the Chinese Armed Police Force, Department of Electronic Technology, Engineering University of the Armed Police Force, Xi’an 710086, China
2.Institution of Network and Information Security, Engineering University of the Armed Police Force, Xi’an, 710086, China
3.Key Laboratory of Network and Information Security, Ministry of Education, Xidian University, Xi’an 710071, China

Received:1900-01-01 Revised:1900-01-01 Online:2012-02-21 Published:2012-02-21

数字图像DCT变换的FPGA实现

刘方明1，潘晓中1，2，杨晓元1，2，3，苏光伟1

1.武警工程大学电子技术系网络与信息安全武警部队重点实验室，西安 710086
2.武警工程大学网络与信息安全研究所，西安 710086
3.西安电子科技大学网络信息安全教育部重点实验室，西安 710071

Abstract

Abstract: This paper implements Discrete Cosine Transform（DCT） of image based on Field Programmable Gate Array（FPGA）, in order to resolve the problem that software method cannot meet the demand of real-time, due to its large computation. Its design adopts row-column composition structure of 2D-DCT, and introducs double RAM structure between two 1D-DCT, whose computational parallelity can be guaranteed by Ping-Pong operation, and computational efficiency also can be improved. The whole module is modeled by Verilog HDL, its logic functions is verified by ModelSim. The design is successfully compiled on Quartus II and finally realized on Altera EP2C70F896C6 chip after structure optimization. The results show this design has exact functions and thus it can be used as an independent unit integrated into real-time system processing image.

Key words: two Dimension Discrete Cosine Transform（2D-DCT）, Field Programmable Gate Array（FPGA）, hardware structure, Ping-Pong operation

摘要： 图像DCT变换由于计算量大，软件实现往往难以满足实时处理的要求，基于FPGA在硬件上实现了图像的DCT变换。设计采用了2D-DCT的行列分解结构，在两级1D-DCT之间引入双RAM结构，通过乒乓操作保证了前后级DCT运算的并行性，提高了运算速度。整个模块使用Verilog HDL建模，通过ModelSim编写激励对逻辑功能进行了验证，最后在Quartus II上通过了综合编译，设计优化后下载到Altera EP2C70F896C6芯片上进行实现。结果显示，该模块功能结构正确，可作为一个独立单元集成在图像的实时处理系统中。

关键词: 二维离散余弦变换（DCT）, 现场可编程门阵列（FPGA）, 硬件结构, 乒乓操作

LIU Fangming1, PAN Xiaozhong1，2, YANG Xiaoyuan1，2，3, SU Guangwei1. Implementation of digital image DCT based on FPGA[J]. Computer Engineering and Applications, 2012, 48(6): 65-68.

刘方明1，潘晓中1，2，杨晓元1，2，3，苏光伟1. 数字图像DCT变换的FPGA实现[J]. 计算机工程与应用, 2012, 48(6): 65-68.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[4]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[5]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[6]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[7]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[8]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[9]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[10]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[11]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[12]	ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA [J]. Computer Engineering and Applications, 2017, 53(21): 58-61.
[13]	LI Yan, CUI Haoxin, DU Yongbin. Hardware implementation of two-level scheduling algorithm of μC/OS-II [J]. Computer Engineering and Applications, 2016, 52(12): 1-4.
[14]	FANG Rui, LIU Jiahe, XUE Zhihui, YANG Guangwen. FPGA-based design for convolution neural network [J]. Computer Engineering and Applications, 2015, 51(8): 32-36.
[15]	YANG Dawei, ZHAN Zhenqiang, LI Encheng. Scheme of vehicle infrared night vision projection system [J]. Computer Engineering and Applications, 2015, 51(8): 153-155.

Implementation of digital image DCT based on FPGA

数字图像DCT变换的FPGA实现

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics