Method of graphical and Chinese character display based on FPGA

Computer Engineering and Applications ›› 2012, Vol. 48 ›› Issue (33): 89-95.

Previous Articles Next Articles

Method of graphical and Chinese character display based on FPGA

WANG Bin1, LI Wenxin1, LI Detian1, LIU Li2

1.The Physical Institute of Lanzhou Space Technology, Lanzhou 730000, China
2.School of Information Science & Engineering, Lanzhou University, Lanzhou 730000, China

Online:2012-11-21 Published:2012-11-20

一种应用FPGA完成图形及汉字显示的方法

王彬1，李文新1，李得天1，刘礼2

1.兰州空间技术物理研究所，兰州 730000
2.兰州大学信息科学与工程学院，兰州 730000

Abstract

Abstract: The application of embedded system gets a rapid development in recent years. Now the research on embedded technology has become a hot topic. More embedded technology is used in the spacecraft area. It will be more convenient if providing graphical user interface for astronaut’s operation and monitor, with development of loading people to outer space. This paper introduces a mini graphical support system based on FPGA. Other developer can use this system to develop graphical user interface. It can shorten development time and improve the efficiency.

Key words: embedded system, embedded graphical development, Field Programmable Gate Array（FPGA）, Verilog Hardware Description Language（HDL）

摘要： 近年来，随着嵌入式系统的迅猛发展，嵌入式技术的研究已经成为当今的一个热点话题，尤其在航天领域中，更是大量应用到嵌入式技术。伴随着载人航天事业的发展，提供一整套图形化的人机显示界面给仪表设备，可以更加方便宇航员的操作与监测。所介绍的是一种基于FPGA技术实现的显示支持系统的研究，二次开发者可以在此基础上进行用户界面的开发，从而可以大大提高开发的效率。

关键词: 嵌入式系统, 嵌入式图形开发, 现场可编程门阵列（FPGA）, Verilog硬件描述语言（HDL）

WANG Bin1, LI Wenxin1, LI Detian1, LIU Li2. Method of graphical and Chinese character display based on FPGA[J]. Computer Engineering and Applications, 2012, 48(33): 89-95.

王彬1，李文新1，李得天1，刘礼2. 一种应用FPGA完成图形及汉字显示的方法[J]. 计算机工程与应用, 2012, 48(33): 89-95.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[4]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[5]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[6]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[7]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[8]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[9]	GUO Lin, SUN Qinglin, CHEN Sai, CHEN Zengqiang, JIA Hongchen. Design of Powered Parafoil System Based on Real-Time Multitask Operating System [J]. Computer Engineering and Applications, 2019, 55(16): 227-234.
[10]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[11]	PAN Jie1, WATANABE Masahiko2, ZHOU Kuanjiu1, LIANG Haoran1, CUI Kai1. Formal modeling approach for embedded software [J]. Computer Engineering and Applications, 2018, 54(8): 61-71.
[12]	ZHAO Bo1，2, LI Erhui1，2, MA Jun1，2, HUANG Yuqing1，2. Security-enhanced key generation scheme based on USB Key [J]. Computer Engineering and Applications, 2018, 54(10): 135-142.
[13]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[14]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[15]	ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA [J]. Computer Engineering and Applications, 2017, 53(21): 58-61.

Method of graphical and Chinese character display based on FPGA

一种应用FPGA完成图形及汉字显示的方法

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics