Simulation and realization of FIR filter using modified distributed arithmetic architecture

Computer Engineering and Applications ›› 2011, Vol. 47 ›› Issue (27): 77-79.

• 研发、设计、测试 • Previous Articles Next Articles

Simulation and realization of FIR filter using modified distributed arithmetic architecture

YU Yaping，LIU Yuan，WEI Yong

Department of Mechanic and Electronic Engineering，Tianjin Agricultural University，Tianjin 300384，China

Received:1900-01-01 Revised:1900-01-01 Online:2011-09-21 Published:2011-09-21

利用改进DA算法FIR滤波器的仿真与实现

于亚萍，刘源，卫勇

天津农学院机电工程系，天津 300384

Abstract

Abstract: Aiming at the shortcoming of traditional multiplier occupying larger resource in FPGA，according to the linear characteristics of FIR filter，series Distributed Algorithm（DA），parallel DA，and modified DA are studied.FIR filter is designed based on FPGA by modified DA.High-order FIR filter is achieved in Look-Up Table（LUT） method.16-order FIR is designed by modified DA with Quartus II 7.0.Results show that the modified method can implement FIR filters with the smaller resource usage compared with traditional methods.

Key words: FIR filter, look-up table, Field Programmable Gate Array（FPGA）, distributed algorithm

摘要： 针对传统乘法运算在FPGA中占用大量硬件资源的弊端，根据FIR滤波器的线性特性，对串行、并行和改进的分布式算法进行研究，利用改进分布式算法在FPGA上对FIR滤波器进行设计，通过查表法完成FIR滤波器的设计，用改进分布式算法设计了16阶FIR滤波器，并在Quartus II 7.0下进行仿真，仿真结果表明，与传统方法相比，该方法能够有效减少硬件资源的使用。

关键词: FIR滤波器, 查找表, 现场可编程门阵列, 分布式算法

YU Yaping，LIU Yuan，WEI Yong. Simulation and realization of FIR filter using modified distributed arithmetic architecture[J]. Computer Engineering and Applications, 2011, 47(27): 77-79.

于亚萍，刘源，卫勇. 利用改进DA算法FIR滤波器的仿真与实现 [J]. 计算机工程与应用, 2011, 47(27): 77-79.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[4]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[5]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[6]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[7]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[8]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[9]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[10]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[11]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[12]	ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA [J]. Computer Engineering and Applications, 2017, 53(21): 58-61.
[13]	LI Yan, CUI Haoxin, DU Yongbin. Hardware implementation of two-level scheduling algorithm of μC/OS-II [J]. Computer Engineering and Applications, 2016, 52(12): 1-4.
[14]	YANG Dawei, ZHAN Zhenqiang, LI Encheng. Scheme of vehicle infrared night vision projection system [J]. Computer Engineering and Applications, 2015, 51(8): 153-155.
[15]	FANG Rui, LIU Jiahe, XUE Zhihui, YANG Guangwen. FPGA-based design for convolution neural network [J]. Computer Engineering and Applications, 2015, 51(8): 32-36.

Simulation and realization of FIR filter using modified distributed arithmetic architecture

利用改进DA算法FIR滤波器的仿真与实现

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics