Microprocessor design for system-on-a-chip testing

doi:10.3778/j.issn.1002-8331.2009.13.024

Computer Engineering and Applications ›› 2009, Vol. 45 ›› Issue (13): 81-83.DOI: 10.3778/j.issn.1002-8331.2009.13.024

• 研发、设计、测试 • Previous Articles Next Articles

Microprocessor design for system-on-a-chip testing

WANG Dang-hui

Computer College，Northwestern Polytechnical University，Xi’an 710072，China

Received:2008-03-18 Revised:2008-04-28 Online:2009-05-01 Published:2009-05-01
Contact: WANG Dang-hui

面向系统芯片测试的微处理器结构设计

王党辉

西北工业大学计算机学院，西安 710072

通讯作者: 王党辉

Abstract

Abstract: To improve the quality of system-on-a-chip testing，embedded microprocessor can be used as testing controller.In order to support this testing methodology，the architecture of microprocessor embedded in system-on-a-chip is designed，including the design of test data transfer interface and test data decompress unit.The experiment show that it can do the test correctly on the cost of acceptable area overhead and none performance overhead.

Key words: system-on-a-chip, testing, microprocessor, architecture

摘要： 采用内嵌微处理器作为测试控制器来测试系统芯片可以提高测试精度和速度，降低测试成本。提出在微处理器结构上做改进，设计了测试数据接口和测试数据解压单元，可以对SOC测试起支持作用。实验结果表明所增加的硬件在电路面积上可接受，对电路性能没有影响，而且对微处理器的正常功能没有任何影响。

关键词: 系统芯片, 测试, 微处理器, 结构

WANG Dang-hui. Microprocessor design for system-on-a-chip testing[J]. Computer Engineering and Applications, 2009, 45(13): 81-83.

王党辉. 面向系统芯片测试的微处理器结构设计[J]. 计算机工程与应用, 2009, 45(13): 81-83.

[1]	XU Hao, ZHANG Kai, TIAN Yingjie, CHONG Faguang, WANG Zichao. Review of Deep Neural Network-Based Image Caption [J]. Computer Engineering and Applications, 2021, 57(9): 9-22.
[2]	TANG Rui, JIAO Jiye, XU Huahao. Design of Hardware Accelerator for Embedded Convolutional Neural Network [J]. Computer Engineering and Applications, 2021, 57(4): 252-257.
[3]	PAN Shupeng, LIU Youyao, JIAO Jiye, LI Zhao. Research and Design of FPU Based on RISC-V Floating Point Instruction Set [J]. Computer Engineering and Applications, 2021, 57(3): 80-86.
[4]	LI Duo, DONG Chaoqun, SI Pinchao, HE Man, LIU Qianchao. Survey of Research on Neural Network Verification and Testing Technology [J]. Computer Engineering and Applications, 2021, 57(22): 53-67.
[5]	ZUO Kuo, LI Ning, TIAN Ying’ai, HOU Xia. Automatic Testing Method for Typesetting Effect of Reflowable Document [J]. Computer Engineering and Applications, 2021, 57(2): 273-278.
[6]	WEI Danni, YANG Youlong, QIU Haiquan. Self-Training Algorithm Combining Density Peak and Cut Edge Weight [J]. Computer Engineering and Applications, 2021, 57(2): 70-76.
[7]	REN Zeyu, WANG Zhenchao, KE Zunwang, LI Zhe, Wushour·Silamu. Survey of Multimodal Data Fusion [J]. Computer Engineering and Applications, 2021, 57(18): 49-64.
[8]	WU Xudong, TANG Qi, ZHANG Wei, ZHANG Jian, WEI Jibo, WANG Yijun. Research on SCA Compliance Testing Method Based on Extended Finite State Machine [J]. Computer Engineering and Applications, 2021, 57(16): 263-268.
[9]	TAN Lijuan, ZHENG Wei, LIU Youlin, FAN Xin, YANG Fengyu. Survey of Airborne Software Test and Verification Methods for Airworthiness Standards [J]. Computer Engineering and Applications, 2021, 57(15): 9-22.
[10]	TANG Weijun, XU Kun, LIU Youquan, XIA Xuan. Method for Generating Three-Dimensional Point Cloud of Trees in Autonomous Vehicle Virtual Testing [J]. Computer Engineering and Applications, 2021, 57(11): 185-192.
[11]	LIU Youlin, ZHENG Wei, TAN Lijuan, FAN Xin, YANG Fengyu. Summary of Airborne Software Testing and Verification Tools for Airworthiness Standards [J]. Computer Engineering and Applications, 2021, 57(11): 1-10.
[12]	MA Yuandong, LUO Zijiang, NI Zhaofeng, XU Bin, WU Fengjiao, SUN Shouyu, YANG Xiuzhang. Multi-target Detection Based on Improved SSD Algorithm [J]. Computer Engineering and Applications, 2020, 56(23): 23-30.
[13]	HAO Zhenhe, JIAO Jiye, LI Yuqian. Design and Implementation of RISC-V Microprocessor Based on AHB Bus [J]. Computer Engineering and Applications, 2020, 56(20): 52-58.
[14]	LIU Jialuo, YAO Yi, HUANG Song, HUI Zhanwei, CHEN Qiang, KOU Dalei, ZHANG Zhongwei. Metamorphic Testing Framework for Machine Learning Image Classification Program [J]. Computer Engineering and Applications, 2020, 56(17): 69-77.
[15]	XIE Shengxu, WEI Wei, XING Changyou, ZHANG Guomin. Research on LDoS Attack Defense Technology for SDN Topology Discovery [J]. Computer Engineering and Applications, 2020, 56(10): 88-93.

Microprocessor design for system-on-a-chip testing

面向系统芯片测试的微处理器结构设计

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics