Computer Engineering and Applications ›› 2007, Vol. 43 ›› Issue (28): 99-102.
• 产品、研发、测试 • Previous Articles Next Articles
HE Jun,TIAN Ying-hong,ZHOU Yang,HONG Zhi-Liang
Received:
Revised:
Online:
Published:
Contact:
何 俊,田应洪,周 杨,洪志良
通讯作者:
Abstract: The article proposes a fast decode method based on CAVLD,and presents a VLSI architecture design of the CAVLD.The experimental results show the proposed algorithm improves the performance of the CAVLD.
Key words: CAVLD, fast decode, lookup address, H.264/AVC
摘要: 在H.264的解码过程中,由于CAVLD部分采用的是变长编码,不能通过并行机制来提高速度,限制了整个系统的性能。针对CAVLD的硬件实现,提出一种新的算法,该算法采用地址查找法来提高解码速度,同时通过采用流水线结构,加快解码速度,采用计算方法代替查找表,减少ROM资源。FPGA综合结果表明最高速度支持到106 MHz,通过与文献[5]比较,解码速度提高12%~48%。
关键词: CAVLD, 快速解码, 地址查找, H.264/AVC
HE Jun,TIAN Ying-hong,ZHOU Yang,HONG Zhi-Liang. CAVLD architecture basing on fast algorithm[J]. Computer Engineering and Applications, 2007, 43(28): 99-102.
何 俊,田应洪,周 杨,洪志良. 基于CAVLD快速算法的硬件实现[J]. 计算机工程与应用, 2007, 43(28): 99-102.
0 / Recommend
Add to citation manager EndNote|Ris|BibTeX
URL: http://cea.ceaj.org/EN/
http://cea.ceaj.org/EN/Y2007/V43/I28/99
Novel fast intra_4×4 block prediction mode selection algorithm for H.264/AVC
HE Jun-qiu,ZHAO Huan