Computer Engineering and Applications ›› 2009, Vol. 45 ›› Issue (32): 63-64.DOI: 10.3778/j.issn.1002-8331.2009.32.020
• 研发、设计、测试 • Previous Articles Next Articles
HUANG Xian-chun1，HUANG Deng-shan1，LUO Yan-bo2
Received:
Revised:
Online:
Published:
Contact:
黄先春1，黄登山1，骆艳卜2
通讯作者:
Abstract: SRIO（Serial RapidIO） supports two work modes：Message and DirectIO.The DirectIO mode is simple to operate，but in multi-packets transmission case，DSP CPU must wait until LSU（Load and Save unit） register is free.To solve this problem，the paper presents a new transimission way named RapidIO chain，which uses EDMA（Enhanced Direct Memory Access） channel instead of CPU to configure LSU registers of SRIO.Results of experiment show that RapidIO chain can reduce CPU load effectively.
Key words: Serial RapidIO（SRIO）, Enhanced Direct Memory Access（EDMA）, CPU load
摘要： 串行RapidIO支持两种工作方式：Message和DirectIO方式。DirectIO方式使用简单，但是它在连续传输多包的情况下，CPU需要等待LSU寄存器空闲。为了解决该问题，提出了RapidIO链的传输新方案，即用EDMA通道代替CPU配置SRIO的LSU寄存器。实验表明该方案能有效地降低CPU负荷。
关键词: 高速串行IO口（SRIO）, 增强型内存直接存取（EDMA）, CPU负荷
CLC Number:
TN911.72
HUANG Xian-chun1，HUANG Deng-shan1，LUO Yan-bo2. Design and application of RapidIO chain[J]. Computer Engineering and Applications, 2009, 45(32): 63-64.
黄先春1，黄登山1，骆艳卜2. RapidIO链的设计方案和应用[J]. 计算机工程与应用, 2009, 45(32): 63-64.
0 / Recommend
Add to citation manager EndNote|Ris|BibTeX
URL: http://cea.ceaj.org/EN/10.3778/j.issn.1002-8331.2009.32.020
http://cea.ceaj.org/EN/Y2009/V45/I32/63
