Hardware/Software co-verification solution integrated FPGA and ISS

doi:10.3778/j.issn.1002-8331.2009.30.022

Computer Engineering and Applications ›› 2009, Vol. 45 ›› Issue (30): 73-75.DOI: 10.3778/j.issn.1002-8331.2009.30.022

• 研发、设计、测试 • Previous Articles Next Articles

Hardware/Software co-verification solution integrated FPGA and ISS

WANG Pei-dong¹，LI Feng-wei¹，YANG Jun-cheng²

1.College of Computer Science，Harbin University of Science and Technology，Harbin 150080，China
2.College of Computer Science and Engineering，Changchun University of Technology，Changchun 130012，China

Received:2008-09-08 Revised:2008-12-11 Online:2009-10-21 Published:2009-10-21
Contact: WANG Pei-dong

一种融合FPGA和ISS技术的软硬件协同验证方法

王培东¹，李锋伟¹，杨俊成²

1.哈尔滨理工大学计算机科学与技术学院，哈尔滨 150080
2.长春工业大学计算机科学与技术学院，长春 130012

通讯作者: 王培东

Abstract

Abstract: This paper establishes a hardware-software co-verification solution for embedded systems，which is based on fast prototyping FPGA and Instruction Set Simulator（ISS）.For this method of achieving，analysis of the co-verification process of interactive software and hardware technology，and gives Bus Functional Model（BFM） structure and method.As an example of that the co-verification solution based on FPGA and ISS takes a clear advantage compared with several other commonly used verification system for embedded applications.

Key words: Hardware/Software co-verification, Field Programmable Gate Array（FPGA）, Instruction Set Simulator（ISS）, Bus Functional Model（BFM）

摘要： 建立了一种基于硬件加速器FPGA 和指令集模拟器ISS对嵌入式系统功能进行软硬件协同验证的方法。针对此方法的实现，分析了协同验证过程中软硬件交互技术，并给出总线功能模型BFM结构及其实现方法。经实例验证分析表明，基于FPGA和ISS的协同验证方法，在对嵌入式应用系统验证中与其他几种常用方法比较具有较明显的优势。

关键词: 软硬件协同验证, 现场可编程门阵列, 指令集模拟器, 总线功能模型

CLC Number:

TP302.1

WANG Pei-dong¹，LI Feng-wei¹，YANG Jun-cheng². Hardware/Software co-verification solution integrated FPGA and ISS[J]. Computer Engineering and Applications, 2009, 45(30): 73-75.

王培东¹，李锋伟¹，杨俊成². 一种融合FPGA和ISS技术的软硬件协同验证方法[J]. 计算机工程与应用, 2009, 45(30): 73-75.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[4]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[5]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[6]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[7]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[8]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[9]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[10]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[11]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[12]	ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA [J]. Computer Engineering and Applications, 2017, 53(21): 58-61.
[13]	LI Yan, CUI Haoxin, DU Yongbin. Hardware implementation of two-level scheduling algorithm of μC/OS-II [J]. Computer Engineering and Applications, 2016, 52(12): 1-4.
[14]	FANG Rui, LIU Jiahe, XUE Zhihui, YANG Guangwen. FPGA-based design for convolution neural network [J]. Computer Engineering and Applications, 2015, 51(8): 32-36.
[15]	YANG Dawei, ZHAN Zhenqiang, LI Encheng. Scheme of vehicle infrared night vision projection system [J]. Computer Engineering and Applications, 2015, 51(8): 153-155.

Hardware/Software co-verification solution integrated FPGA and ISS

一种融合FPGA和ISS技术的软硬件协同验证方法

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics