计算机工程与应用 ›› 2008, Vol. 44 ›› Issue (28): 113-115.DOI: 10.3778/j.issn.1002-8331.2008.28.038

• 网络、通信、安全 • 上一篇    下一篇

基于FPGA的IPv6精简协议栈的设计

许川佩,郝 锐

  

  1. 桂林电子科技大学 电子工程学院,广西 桂林 541004
  • 收稿日期:2007-11-19 修回日期:2008-02-25 出版日期:2008-10-01 发布日期:2008-10-01
  • 通讯作者: 许川佩

Design of reduced IPv6 stack based on FPGA

XU Chuan-pei,HAO Rui   

  1. School of Electronic Engineering,Guilin University of Electronic Technology,Guilin,Guangxi 541004,China
  • Received:2007-11-19 Revised:2008-02-25 Online:2008-10-01 Published:2008-10-01
  • Contact: XU Chuan-pei

摘要: 研究了IPv6精简协议栈的FPGA硬件实现,分析了各个模块的功能。编写了硬件结构的Verilog HDL模型,进行了仿真和逻辑综合,并成功用ALTERA的FGPA 对协议栈进行了验证。仿真和实验结果证明,所设计的硬件达到了设计要求,使小设备接入网络更加方便快捷。

关键词: 现场可编程门阵列, IPv6, 协议栈, Verilog HDL

Abstract: This paper develops a reduced IPv6 Stack based on FPGA,and analyzes the function of each module.The Verilog HDL model of the architecture is coded,simulated and synthesized.Then the design is verified by ALTERA FPGA.The results of the simulation and experiments indicate that the hardware implementation meets the design requirement,and it is more efficient for the small devices to connect to Internet.

Key words: Field Programmable Gate Array(FPGA), IPv6, stack, Verilog HDL