Research and implementation of solid state storage system-level performance optimization

Abstract

Abstract: In order to meet the higher speed demand of the storage in computer，through constructing high speed multi-channel and parallel storage architecture with FPGA XC5VFX130T，a multi-channel solid state storage system based on SATA3.0 is designed. It combines the advantage of NAND Flash parallel flow mechanism and data buffer in hardware design to solve storage speed; a strategy of data compensation is used in software design to solve the address offset problems when reading and writing the sequential data; it also optimizes the procedure of system parameters and the data handling flow. The results show that this system has the higher speed, the better parallelism and scalability.

Key words: solid state storage, Field Programmable Gate Array（FPGA）, SATA, multi-channel parallel architecture, performance optimization

摘要： 为了实现计算机内部硬盘存储数据的高速要求，通过在FPGA 芯片XC5VFX130T内部构建多通道并行架构的方法，设计了一种基于SATA3.0接口的多通道固态硬盘存储系统。在硬件方面，巧妙地采用了利用NAND Flash 的并行流水机制与有效配置数据缓存相结合的方法来解决系统的存储速度；在软件方面，采用数据补偿策略解决连续地址数据读写时存在的地址偏移问题；并对系统参数以及软硬件数据流程的优化进行了研究与实现。实验测试结果表明，该系统具有存储速度快，并行性和扩展性强等特点。

关键词: 固态硬盘, 现场可编程门阵列（FPGA）, SATA接口, 多通道并行架构, 性能优化

LUO Gui’e, KANG Xia. Research and implementation of solid state storage system-level performance optimization[J]. Computer Engineering and Applications, 2015, 51(1): 43-48.

罗桂娥，康霞. 固态硬盘性能优化研究与实现[J]. 计算机工程与应用, 2015, 51(1): 43-48.

[1]	ZHAN Ling, ZHANG Yiwen. Design and Implementation of SCM and SSD Based Key-Value Store [J]. Computer Engineering and Applications, 2021, 57(19): 97-103.
[2]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[3]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[4]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[5]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[6]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[7]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[8]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[9]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[10]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[11]	WANG Cong1，2, XU Qi1，2, CHENG Yaodong1, CHEN Gang1. Research of event data management and data transfer system in high energy physics [J]. Computer Engineering and Applications, 2018, 54(23): 230-237.
[12]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[13]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[14]	ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA [J]. Computer Engineering and Applications, 2017, 53(21): 58-61.
[15]	ZHU Yongzhi, XU Shiqiang, YU Jiguo. Optimized implementation of N-body problem based on OpenMP/MPI parallel programming model [J]. Computer Engineering and Applications, 2016, 52(5): 16-21.

Research and implementation of solid state storage system-level performance optimization

固态硬盘性能优化研究与实现

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics