Computer Engineering and Applications ›› 2007, Vol. 43 ›› Issue (3): 93-93.
• 产品、研发、测试 • Previous Articles Next Articles
Received:
Revised:
Online:
Published:
于秀兰 冉静
通讯作者:
Abstract: Derived from the conventional Log-MAP decoding algorithm of turbo code and based on improving the decoding algorithm and the soft-input soft-output (SISO) decoding module, the improved SW-Log-MAP algorithm is put forward. Based on simulation, the conclusion is drawn that computational complexity and storage requirement are reduced with no performance degradation. Also, the FPGA-based design of the improved turbo decoder and implementation of the decoder are finished, which meets the requirement of the design through testing.
摘要: 本文在传统的Turbo译码算法Log-MAP的基础上,对译码算法和SISO译码模块进行了优化,得到了改进的SW-Log-MAP算法,它在保证译码性能的前提下,大大降低其运算复杂度,减少了存储空间。并且,给出了改进译码算法硬件实现的设计方案,完成了Turbo译码器的FPGA实现,通过测试证明,译码器达到设计要求。
于秀兰 冉静. Turbo译码器的改进算法及FPGA实现[J]. 计算机工程与应用, 2007, 43(3): 93-93.
0 / Recommend
Add to citation manager EndNote|Ris|BibTeX
URL: http://cea.ceaj.org/EN/
http://cea.ceaj.org/EN/Y2007/V43/I3/93