Computer Engineering and Applications ›› 2007, Vol. 43 ›› Issue (6): 95-98.
• 产品、研发、测试 • Previous Articles Next Articles
Chen Xi ShengBing Zhang XuBang Shen WenXin Qu
Received:
Revised:
Online:
Published:
Contact:
席晨 张盛兵 沈绪榜 屈文新
通讯作者:
Abstract: The technologies of deep stage pipeline and out-of-order execution in microprocessor induce the hazard between sequential model and out-of-order execution, so the key problem is how to implement precise interrupt. To the deficiency of the existing method, this paper has proposed a method, which use backup-buffer to save the status of pipeline, can improve the efficiency of interrupt response. Section one and two analyze traditional implementation of precise interrupt. Section three discusses the mechanism of saving status by backup-buffer and the architecture of backup-buffer emphatically. Section four presents the implementation on the NWPU AMEC抯 full copyright microprocessor 揕ongtium?R2? Experiments show that this new method reduces the time of interrupt response 67%, the time of return from interrupt by 56%.
Chen Xi ShengBing Zhang XuBang Shen WenXin Qu. A New Precise Interrupt Mechanism Based on Backup-Buffer[J]. Computer Engineering and Applications, 2007, 43(6): 95-98.
席晨 张盛兵 沈绪榜 屈文新. 基于备份缓冲区的精确中断研究与实现[J]. 计算机工程与应用, 2007, 43(6): 95-98.
0 / Recommend
Add to citation manager EndNote|Ris|BibTeX
URL: http://cea.ceaj.org/EN/
http://cea.ceaj.org/EN/Y2007/V43/I6/95