Computer Engineering and Applications ›› 2009, Vol. 45 ›› Issue (12): 63-65.DOI: 10.3778/j.issn.1002-8331.2009.12.021
• 研发、设计、测试 • Previous Articles Next Articles
HUANG Xiao-ping,FAN Xiao-ya,ZHANG Sheng-bing,ZHUANG Wei
Received:
Revised:
Online:
Published:
Contact:
黄小平,樊晓桠,张盛兵,庄 伟
通讯作者:
Abstract: AltiVec is a vector processing technology adopted by PowerPC processor.A fissile adder for it is presented.The 128-bits fissile adder can finish sixteen bytes add-operations or eight half-words add-operations or four words add-operations.It also provides the analysis of the timing，area and the verification complexity as to different design methods.
Key words: AltiVec technology, adder, fissile, carry-look ahead
摘要： AltiVec技术是PowerPC体系结构处理器采用的多媒体向量处理技术。研究和设计了支持该技术的128位可分裂式加法器。该加法器可分裂实现16个字节、8个半字、4个字的并行加法操作。从时序、面积以及验证的复杂度等方面对三种设计方法进行了分析比较。
关键词: AltiVec技术, 加法器, 可分裂, 先行进位
HUANG Xiao-ping,FAN Xiao-ya,ZHANG Sheng-bing,ZHUANG Wei. Research and design of fissile adder for AltiVec technology[J]. Computer Engineering and Applications, 2009, 45(12): 63-65.
黄小平,樊晓桠,张盛兵,庄 伟. 支持AltiVec技术的可分裂式加法器研究与设计[J]. 计算机工程与应用, 2009, 45(12): 63-65.
0 / Recommend
Add to citation manager EndNote|Ris|BibTeX
URL: http://cea.ceaj.org/EN/10.3778/j.issn.1002-8331.2009.12.021
http://cea.ceaj.org/EN/Y2009/V45/I12/63
