全插值分像素运动估计VLSI结构

计算机工程与应用 ›› 2015, Vol. 51 ›› Issue (3): 162-165.

全插值分像素运动估计VLSI结构

孔睿，余宁梅，路伟，王冬芳，任茹

西安理工大学自动化与信息工程学院，西安 710048

出版日期:2015-02-01 发布日期:2015-01-28

VLSI architecture for fractional-pixel motion estimation with full interpolation

KONG Rui, YU Ningmei, LU Wei, WANG Dongfang, REN Ru

School of Automation and Information Engineering, Xi’an University of Technology, Xi’an 710048, China

Online:2015-02-01 Published:2015-01-28

摘要/Abstract

摘要： 提出一种高效的分像素运动估计VLSI结构。通过采用对整个搜索窗口进行并行插值，并设计数据路由结构对数据流进行分配存储的方法，在节省存储空间的同时，有效降低了存储器的访问次数，提高了数据利用率，解决了分像素运动估计数据存储量大、搜索窗口访存次数多以及搜索时间长的问题。在SMIC 0.13 μm工艺下，用Synopsys DC进行逻辑综合。在时钟频率300 MHz下，处理1080P的视频图像，速度可以达到65 frame/s。

关键词: 分像素运动估计, 超大规模集成电路（VLSI）, 实时插值, 数据路由

Abstract: An efficient VLSI architecture for fractional-pixel motion estimation is proposed. Parallel interpolation is applied for the entire search window and a data routing structure is designed for the allocation and storage of the data stream. By this method, the storage space is saved, at the same time, the frequency of memory access is effectively reduced and the data utilization is improved. The problem of large data storage, too much memory access and long searching time in fractional-pixel motion estimation is solved. After logic synthesis by Synopsys DC in the condition of SMIC 0.13 μm process, under 300 MHz clock frequency, the speed can reach 65 frame/s to handle 1080P video images.

Key words: fractional-pixel motion estimation, Very Large Scale Integration（VLSI）, real-time interpolation, data routing

孔睿，余宁梅，路伟，王冬芳，任茹. 全插值分像素运动估计VLSI结构[J]. 计算机工程与应用, 2015, 51(3): 162-165.

KONG Rui, YU Ningmei, LU Wei, WANG Dongfang, REN Ru. VLSI architecture for fractional-pixel motion estimation with full interpolation[J]. Computer Engineering and Applications, 2015, 51(3): 162-165.

[1]	谢天艺1，黄凯1，修思文2，唐从学3，严晓浪1. 素数域椭圆曲线密码加速器的VLSI实现[J]. 计算机工程与应用, 2016, 52(1): 89-94.
[2]	周巍，黄晓东，朱洪翔，郭龙，张仁鹏. HEVC帧内预测Planar和DC模式的VLSI架构设计与实现[J]. 计算机工程与应用, 2015, 51(8): 160-164.
[3]	马自堂¹，段斌²，刘云飞². GF（2^m）上的一种可并行快速乘法器结构[J]. 计算机工程与应用, 2009, 45(35): 59-61.
[4]	周晓方，王琳凯，陈珊珊，赵长虹. VLSI平面布图规划中模拟退火算法的加速策略[J]. 计算机工程与应用, 2009, 45(33): 64-66.
[5]	陈希，卢结成，徐雷. 低I/O带宽高性能运动估计VLSI结构的设计[J]. 计算机工程与应用, 2009, 45(29): 75-77.
[6]	邢军. 一种可测性分析的新方法[J]. 计算机工程与应用, 2009, 45(28): 86-88.