Digital circuit gate-level parallel logic simulation