Design of the FPGA Verification Platform of 32 bits RISC Microprocessor

Computer Engineering and Applications ›› 2007, Vol. 43 ›› Issue (5): 110-112.

• 产品、研发、测试 • Previous Articles Next Articles

Design of the FPGA Verification Platform of 32 bits RISC Microprocessor

Yuhai

Received:2006-06-06 Revised:1900-01-01 Online:2007-02-11 Published:2007-02-11
Contact: Yuhai

32位RISC微处理器FPGA验证平台设计与实现

于海樊晓桠张盛兵

西北工业大学航空微电子中心西北工业大学航空微电子中心西北工业大学计算机系陕西西安西北工业大学航空微电子中心

通讯作者: yuhai

Abstract

Abstract: The verification of microprocessors is a complex but important job. Aiming at the problems existed in traditional FPGA board verification, such as it can’t find the erros quickly and the debug method is simplex,also link with the verification requirement of “LongTium R2” microprocessor, a FPGA verification platform is designed, on which the instruction and VxWorks operating system have been tested. The result indicate that the platform shortened the verification cycle greatly, the whole system is very transparent, and its structure is so simple that its upgrade might be fairly flexible and convenient

Key words: Microprocessors, FPGA, Verification Platform, VxWorks Operating System

摘要： 微处理器的验证工作是一项复杂而重要的工作。针对传统的FPGA验证在板级验证过程中存在不能快速定位错误和调试方法单一等问题，同时结合“龙腾R2”微处理器的验证需求，设计了“龙腾R2”微处理器的FPGA验证平台，在该验证平台上成功进行了指令和VxWorks操作系统的测试。实践表明该验证平台大大缩短了验证周期，整个验证平台原理清晰，结构简单，扩展灵活、方便。

关键词: 微处理器, FPGA, 验证平台, VxWorks操作系统

Yuhai. Design of the FPGA Verification Platform of 32 bits RISC Microprocessor[J]. Computer Engineering and Applications, 2007, 43(5): 110-112.

于海樊晓桠张盛兵. 32位RISC微处理器FPGA验证平台设计与实现[J]. 计算机工程与应用, 2007, 43(5): 110-112.

[1]	YUAN Fuli, GONG Lei, LOU Wenqi, CHEN Xianglan. Performance Cost Modeling in Dynamic Reconfiguration Hardware Acceleration [J]. Computer Engineering and Applications, 2022, 58(6): 69-79.
[2]	GUO Zibo, GAO Yingke, HU Hangtian, GONG Duo, LIU Kai, WU Xianyun. Research on Acceleration of Convolutional Neural Network Algorithm Based on Hybrid Architecture [J]. Computer Engineering and Applications, 2022, 58(6): 88-94.
[3]	GUO Jun, YU Zhiguo, HONG Guangwei, GU Xiaofeng. Design of Firmware Update System Based on RISC-V Processor [J]. Computer Engineering and Applications, 2022, 58(4): 298-303.
[4]	WANG Tengfei, ZHANG Haifeng, XU Sen. Design and Implementation of SM2 Co-processor with Specific Instructions [J]. Computer Engineering and Applications, 2022, 58(2): 102-109.
[5]	ZHANG Wei, ZHOU Hua, LIU Yuhong, ZHANG Rongfen. Research on Optic Disc and Macula Fovea Simultaneous Location and Detection Method on FPGA [J]. Computer Engineering and Applications, 2022, 58(11): 193-199.
[6]	YAN Fei, MA Ke, LIU Jia, LIU Yinping, XIA Jinfeng. UAV Target Real-Time Adaptive Tracking System [J]. Computer Engineering and Applications, 2022, 58(10): 178-184.
[7]	DU Yuzhang, PAN Jiahua, ZONG Rong, SU Wei, WANG Weilian. Lightweight Network Heart Sound Classifier Based on Hardware Acceleration [J]. Computer Engineering and Applications, 2021, 57(23): 263-269.
[8]	JIANG Peihe, WANG Chenxu, GUO Gang, WEI Yinsheng. Research on Hardware Trojan Detection for FPGA Application [J]. Computer Engineering and Applications, 2021, 57(20): 119-124.
[9]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[10]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[11]	WANG Meile, ZHANG Zhizhong, XI Bing. Feasibility Analysis of Downlink Baseband Board for LTE-A Air Interface Analyzer [J]. Computer Engineering and Applications, 2020, 56(4): 268-273.
[12]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[13]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[14]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[15]	ZHANG Xinwei, LI Kang, YU Gongjian, LIU Jiahang, LI Peiqi, CHAI Zhilei. Research and Implementation of Accelerating Neuromorphic Computing Based on ZYNQ Cluster [J]. Computer Engineering and Applications, 2020, 56(21): 65-71.

Design of the FPGA Verification Platform of 32 bits RISC Microprocessor

32位RISC微处理器FPGA验证平台设计与实现

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics