Method of improving pulse radar performance

doi:10.3778/j.issn.1002-8331.2010.14.067

Computer Engineering and Applications ›› 2010, Vol. 46 ›› Issue (14): 225-227.DOI: 10.3778/j.issn.1002-8331.2010.14.067

• 工程与应用 • Previous Articles Next Articles

Method of improving pulse radar performance

ZHANG Cheng-chang，YANG Li-sheng，YANG Shi-zhong

Institute of Communication and Tracking Telemetry Command of C.Q.U，Chongqing University，Chongqing 400030，China

Received:2008-12-01 Revised:2009-01-19 Online:2010-05-11 Published:2010-05-11
Contact: ZHANG Cheng-chang

一种改善脉冲雷达检测性能的方法

张承畅，杨力生，杨士中

重庆大学通信与测控研究所，重庆 400030

通讯作者: 张承畅

Abstract

Abstract: The detection for echo of pulse radar demands a definite ratio of signal to noise.The analytic result shows that synchronous integration can effectively improve the Signal to Noise Ratio（SNR） of the pulse echo.This paper gives result for pulse integrated simulation，presents a synchronous integrator for pulse radar based on FPGA.The test result shows that this synchronous integrator can reach the system design request for improving the quality of radar echo.It is also easy to realize.So it is very useful in project design.

Key words: pulse radar, detection performance, synchronous integrator, Field Programmable Gate Array（FPGA）

摘要： 脉冲雷达对回波的检测要求一定的回波信噪比，分析表明，脉冲同步积累能够有效提高信噪比。给出了脉冲积累的仿真结果，并设计了一种基于FPGA的同步积累器，测试结果表明，该积累器能有效提高接收脉冲信噪比，从而改善雷达的检测性能，且实现简单，有较强的工程应用价值。

关键词: 脉冲雷达, 检测性能, 同步积累器, 现场可编程门阵列

CLC Number:

TP391

ZHANG Cheng-chang，YANG Li-sheng，YANG Shi-zhong. Method of improving pulse radar performance[J]. Computer Engineering and Applications, 2010, 46(14): 225-227.

张承畅，杨力生，杨士中. 一种改善脉冲雷达检测性能的方法[J]. 计算机工程与应用, 2010, 46(14): 225-227.

[1]	LENG Ming, SUN Lingyu, GUO Chen. Forward Circuit Generation Algorithm of XDL Netlist [J]. Computer Engineering and Applications, 2021, 57(10): 75-80.
[2]	WU Yiyang, FAN Fan, ZHOU Yi, HUANG Jun. FPGA Implementation of Affine Transformation Based on Pre-interpolation [J]. Computer Engineering and Applications, 2020, 56(6): 224-230.
[3]	ZHANG Wei, LIU Yuhong, ZHANG Rongfen. Design of IP Cores for CNN Convolutional Layer and Pooling Layer Capable of Time Division Multiplexing [J]. Computer Engineering and Applications, 2020, 56(24): 66-71.
[4]	WU Jin, ZHANG Weihua, XI Meng, DAI Wei. Optimized Design and FPGA Implementation of High-Performance Face Recognition Accelerator [J]. Computer Engineering and Applications, 2020, 56(22): 48-54.
[5]	WANG Fan, ZHOU Guoqing, ZHANG Rongting, LIU Dequan. FPGA-Oriented Fast Connected Component Labeling Method [J]. Computer Engineering and Applications, 2020, 56(22): 230-235.
[6]	LI Zenggang, WANG Zhengyan, SUN Jingcheng. Research and Design of Handwritten Digital BP Neural Network Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(17): 251-257.
[7]	LI Rengang, REN Zhixin, WANG Jiangwei, KAN Hongwei, ZHANG Chuang, GONG Weifeng. Design and Implementation of Memory Data Protection Technology Based on FPGA [J]. Computer Engineering and Applications, 2020, 56(13): 72-76.
[8]	SUN Jingcheng, WANG Zhengyan, LI Zenggang. FPGA Implementation of Convolution Neural Network Digital Recognition System [J]. Computer Engineering and Applications, 2020, 56(13): 181-188.
[9]	WANG Haiyu, XIE Lili, WANG Shan. Neural Network Sinusoidal Signal Generator [J]. Computer Engineering and Applications, 2019, 55(16): 259-264.
[10]	WANG Weiting1，2, LI Jinjie2, ZHANG Wenxu1. Research of implementing DDS without phase truncation spur based on phase code compensation [J]. Computer Engineering and Applications, 2017, 53(4): 244-250.
[11]	FENG Binbin1, JIANG Xinhua1，2, LIN Junjie2, NIE Mingxing2. Research and implementation of real-time semi global matching algorithm based on FPGA stereo vision [J]. Computer Engineering and Applications, 2017, 53(22): 163-168.
[12]	ZHANG Xiaonan1, GAO Xianwei1，2, DONG Xiuze2. Improvement and implementation of carry-save large numbers multiplication on FPGA [J]. Computer Engineering and Applications, 2017, 53(21): 58-61.
[13]	LI Yan, CUI Haoxin, DU Yongbin. Hardware implementation of two-level scheduling algorithm of μC/OS-II [J]. Computer Engineering and Applications, 2016, 52(12): 1-4.
[14]	FANG Rui, LIU Jiahe, XUE Zhihui, YANG Guangwen. FPGA-based design for convolution neural network [J]. Computer Engineering and Applications, 2015, 51(8): 32-36.
[15]	YANG Dawei, ZHAN Zhenqiang, LI Encheng. Scheme of vehicle infrared night vision projection system [J]. Computer Engineering and Applications, 2015, 51(8): 153-155.

Method of improving pulse radar performance

一种改善脉冲雷达检测性能的方法

PDF

Knowledge

Abstract

Cite this article

share this article

References

Related Articles 15

Recommended Articles

Metrics